

Model: Mission Hills/Sawgrass

PCB Ver: A00

PCB Number: 10097-1

SCH Ver: 06

PCBA:

PAGE	TITLE	Quantity
01	Cover Page	
02	BLOCK DIAGRAM	
03	Power Delivery	
04	POWER GOOD AND RESET DIAGRAM	
05	CLOCKS DIAGRAM	
06	Power Sequence	
07	POWER Map	
08	GPIO	
09	CLOCK GEN - CK505	
10	CPU LGA 1155_1	
11	CPU LGA 1155_2	
12	CPU LGA 1155_3	
13	CPU LGA 1155_4	
14	XDP/80 PORT HEADER	
15	DDR3 CHA DIMM 0	
16	TBD	
17	DDR3 CHB DIMM 0	
18	TBD	
19	PCH Cougar AUDIO/GPIO/SPI	
20	PCH Cougar CLK/FDI/ONFI	
21	PCH Cougar SATA/FAN/DP	
22	PCH Cougar PCI/PCIE/DMI/USB	
23	PCH Cougar GND/STRAPS	
24	PCH Cougar POWER	
25	SATA Port	
26	PCIEX16 CONNECTOR	
27	VGA Port	
28	HDMI Port	
29	TBD	
30	FRONT USB	
31	USB+RJ45 / REAR USB	
32	Gb LAN RTL8151ED	
33	AUDIO CX20641/CX20651	
34	AUDIO CODEC JACKS	
35	DSW	
36	SIO SCH5514E	
37	KeyBoard and MouSe	
38	Serial & Parallel port	
39	FAN CIRCUITS/HOLE	
40	TBD	
41	PCIEX1 CONNECTOR	
42	TBD	
43	TBD	
44	TBD	
45	PWR/FNT PNL	
46	DUAL POWER	
47	DDR POWER	
48	SYSTEM POWER	
49	CPU VTT & CPU SA	
50	CPU VRD 12-1 & CPU AXG	
51	CPU_VRD 12-2	

PCB BOARD SIZE
4 Layers
244mmX 218mm

BOM Configuration
Unmount: (R)
Unmount after MP (X)

SB BUILD


Sugar Bay :


LGA1155 : Sandy Brighe

Chipset : Cougar Point H61

LAN : Gb LAN RTL8151ED

<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Size	Document Number	Rev	
C	Rosa_Mission Hills	SA	
Date:	Sunday, March 20, 2011	Sheet	1 of 51



<Variant Name>

wistron


Wistron Incorporated
21F, 88, Hei Tai Wu Rd
Hsichih, Taipei

Title


Size C Document Number Rev SA

Date: Sunday, March 20, 2011 Sheet 2 of 51

CPU 2X2 POWER CONN



ATX 2X12 POWER CONN



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hei Tai Wu Rd
Hsichih, Taipei

Title

Size


Document Number
Pesa_Mission Hills

Rev


SA

Date: Sunday, March 20, 2011

Sheet 3 of 51




CHIP SOCKET or SLOT




BTM: Buffer Through Mode
Need CK505 to provide 4 clock to PCH
FCIM: Full Clock Intergration Mode
Remove CK505

Note: Red Color is Gen2 spec.
Note: R0 is 0 ohm optional resistor
Note: Rs is serie resistor
Note: Green Color is direct-parallel option



POWER ON SEQUENCE



PCH (H61)

PIN NAME	Pin#	POWER WELL	USAGE	BIOS Post Value	Default Type	Notes
GPIO0	AW52	MAIN	PCD REQ_N	GPI (No Use)	GPI	10K P/U to VCC3 MAIN
GPIO1	BR19	MAIN	HDMI_DETECT	GPI (Low: NO HDMI, High: HDMI detect)	GPI	1 P/U 20K
GPIO2	BN8	MAIN	P_INT_E_N	GPI (No Use)	GPI	Unused,8.2K P/U to VCC3 MAIN
GPIO3	AV9	MAIN	P_INTF_N	GPI (No Use)	GPI	Unused,8.2K P/U to VCC3 MAIN
GPIO4	BT15	MAIN	P_INTG_N	GPI (No Use)	GPI	Unused,8.2K P/U to VCC3 MAIN
GPIO5	BR4	MAIN	P_INTH_N	GPI (No Use)	GPI	Unused,8.2K P/U to VCC3 MAIN
GPIO6	BA22	MAIN	TACH2	GPI (No Use)	GPI	Unused,10K P/U to VCC3 MAIN,1 P/U 20K
GPIO7	BR16	MAIN	TACH3	GPI (No Use)	GPI	Unused,10K P/U to VCC3 MAIN,1 P/U 20K
GPIO8	BP51	RESUME	IO_SMI_N	GPI (IO_SMI_N)	GPO	10K P/U to SB3V
GPIO9	BJ41	RESUME	USB_OC5_R_N	NATIVE	Native	USB OVER CURRENT
GPIO10	BT45	RESUME	USB_OC6_R_N	NATIVE	Native	10K P/U to SB3V
GPIO11	BM49	RESUME	LPC_PME_N	GPI (LPC_PME_N)	Native	LPC_PME_N,10K P/U to SB3V
GPIO12	BK50	RESUME	PCH_HEATSINK_DETECT (Reserved)	GPI (Low: PCH Heatsink detected, High: No PCH Heatsink)	Native	10K P/U to SB3V
GPIO13	BA25	RESUME	PWR_CLEAR	GPI (High: Normal, Low: Clear Password)	GPI	10K P/U to SB3V, with a Jumper to GND
GPIO14	BM45	RESUME	USB_OC7_R_N	NATIVE	Native	10K P/U to SB3V
GPIO15	BM55	RESUME	TLS_EN	GPO (Unused)	GPO	1 P/D 20K (Strapping)
GPIO16	AU56	MAIN	FB_USB2F_DET	GPI (Low: Front USB detected, High: No Front USB)	GPI	10K P/U to VCC3 MAIN
GPIO17	BT17	MAIN	TACH0	GPI (No Use)	GPI	Unused,10K P/U to VCC3 MAIN
GPIO19	AV52	MAIN	SATATGP	GPI (No Use)	GPI	Unused,10K P/U to VCC3 MAIN (Strapping)
GPIO20	AV43	MAIN	BOARD_ID_0	GPI (No Use)	Native	10K P/U to VCC3 MAIN,10K (R) P/D to GND
GPIO21	BC54	MAIN	FB_USB2F1_DET	GPI (Low: Card Reader detected, High: No Card Reader)	GPI	FB_USB2F1_DET,10K P/U to VCC3 MAIN
GPIO22	BA53	MAIN	BIOS_RCY_GP22	GPI (No Use)	GPI	BIOS_RCY_GP22,10K P/U to VCC3 MAIN
GPIO23	BA20	MAIN	LPC_DRQ1_N	GPI (Not required for test)	Native	Unused,1 P/U 20K
GPIO24	BP53	RESUME	H_SKT0CC_R_N	GPI (Low: CPU detected, Floating: No CPU)	GPO	H_SKT0CC_R_N,1K(R) P/U to +3P3V, AUX,10K(R) P/D to GND
GPIO27	BJ43	ep Sleep Power W	PCH_GP27_PU	GPI (Unused)	GPI	10K P/U to V_3P3_A
GPIO28	BJ55	RESUME	PCH_GP28_PU	GPO (Unused)	GPO	10K(R) P/U to V_3P3_A
GPIO29	BM49	RESUME	SLP_LAN_N	GPO (S0/S5 Low, S3 High) S5 Low to turn off LAN power in S5	Native	LAN Enable/Disable
GPIO30	BU46	RESUME	SUS_WARNB	NATIVE	GPI	Function Pin
GPIO31	BG43	ep Sleep Power W	PCH_GP31_PU	GPI (Unused)	GPI	10K P/U to V_3P3_A
GPIO32	BC56	MAIN	EXT_MUTEW	GPO (50 High, S3/S5 Low) S3/S5 Low to mute external speaker	GPO	External Mute
GPIO33	BC25	MAIN	SOP_ENABLE_GP33	Unused (GPI)	GPO	10K P/U to VCC3 MAIN,1 P/U 20K
GPIO34	BL56	MAIN	SPK_DETECT	GPI (Low: Speaker detected, High: No Speaker)	GPI	SPK_DETECT,10K P/U to VCC3 MAIN
GPIO35	BJ57	MAIN	SPK_MUTEW	GPO (50 High, S3/S5 Low) S3/S5 Low to mute external speaker	GPO	SPK_MUTEW,10K P/U to VCC3 MAIN
GPIO36	BB55	MAIN	SATA2GP	GPI (Unused)	GPI	Unused,10K(R) P/U to VCC3 MAIN
GPIO37	BB53	MAIN	SATA3GP	GPI (Unused)	GPI	Unused,10K P/U to VCC3 MAIN
GPIO38	BE54	MAIN	CHASSIS_ID_0	GPI (Pis refer to Table 3 table)	GPI	CHASSIS_ID_0,10K P/U to VCC3 MAIN
GPIO39	BF55	MAIN	CHASSIS_ID_1	GPI (Pis refer to Table 3 table)	GPI	CHASSIS_ID_1,10K P/U to VCC3 MAIN
GPIO40	BD41	RESUME	USB_OC1_R_N	NATIVE (OC1W)	Native	USB OVER CURRENT
GPIO41	BG41	RESUME	USB_OC2_R_N	NATIVE (OC2W)	Native	USB OVER CURRENT
GPIO42	BK43	RESUME	USB_OC3_R_N	NATIVE (Unused)	Native	10K P/U to SB3V
GPIO43	BF43	RESUME	USB_OC4_R_N	NATIVE (OC4W)	Native	USB OVER CURRENT
GPIO44	BL54	RESUME	LAN_EN	GPI (High: LAN enable, Low: LAN disabled) S0/S5 High: SB3V/S3 Low: SB3V/S5 High	Native	10K P/U to SB3V,10K(R) P/D to GND
GPIO45	AV44	RESUME	1_WATT_CTRL_1	GPO (S0/S5 High, S3 Low) S5 High to turn off PCIAUX 3.3V	Native	1_WATT_CTRL_1,10K P/U to SB3V,10K(R) P/D to GND
GPIO46	BP55	RESUME	INTRU_DET	GPI (Low: Intruder Cable detected, High: No Cable)	Native	INTRU_DET,10K P/U to SB3V,1K(R) P/D to GND
GPIO48	AW53	MAIN	MTST_ID	GPI (High: Slim Tower, Low: Mini Tower) (Pis refer to Table 3 table)	GPI	MTST_ID,10K P/U to VCC3 MAIN
GPIO49	BA56	MAIN	VGA_DET	GPI (High: VGA detected, Low: No VGA)	GPI	VGA_DET,10K P/U to VCC3 MAIN
GPIO50	BT5	MAIN	P_REQ_N1	NATIVE (Unused)	Native	Function Pin,8.2K P/U to VCC3 MAIN
GPIO51	AV8	MAIN	P_REQ_N1	NATIVE (Unused)	Native	Strap Pin,1K(R) P/D GND,1 P/U 20K
GPIO52	BR8	MAIN	P_REQ_N2	NATIVE (Unused)	Native	Function Pin,8.2K P/U to VCC3 MAIN
GPIO53	BU12	MAIN	P_REQ_N2	NATIVE (Unused)	Native	Strap Pin,1K(R) P/D GND,1 P/U 20K
GPIO54	AV11	MAIN	P_REQ_N3	NATIVE (Unused)	Native	Function Pin,8.2K P/U to VCC3 MAIN
GPIO55	BE2	MAIN	P_GNT_N3	NATIVE (Unused)	Native	Strap Pin,1K(R) P/D GND,1 P/U 20K
GPIO57	BT53	RESUME	ME_CNTL	GPI (High: E-mech OK, Low: E-mech NG)	GPI	Unused,10K(R) P/U to SB3V,47K P/D GND
GPIO58	BJ46	RESUME	SMLCLK_PCH	NATIVE (Unused)	Native	SMLCLK_PCH,10K P/U to SB3V
GPIO59	BM43	RESUME	USB_OC0_R_N	NATIVE	Native	USB OVER CURRENT
GPIO60	BU49	RESUME	SMLALERT_PCH	NATIVE (Unused)	Native	SMLALERT_PCH,2.2K P/U to SB3V
GPIO61	BM54	RESUME	SUS_STAT_N	NATIVE	Native	W_DISABLE_N,10K P/U (R) to SB3V
GPIO62	BA47	RESUME	SUSCLK	NATIVE	Native	Unused, TP
GPIO63	BT50	RESUME	SLP_S5_N	NATIVE	Native	Unused, TP
GPIO64	AH9	MAIN	Test point (CLKOUTFLEX0)	GPO (Unused)	Native	Unused,1 P/D 20K
GPIO65	BA5	MAIN	CK_14M_FLEX	NATIVE (14.318MHz CLK)	Native	14.318MHz CLK for SIO1 P/D 20K
GPIO66	AW5	MAIN	Test point (CLKOUTFLEX2)	GPO (Unused)	Native	Unused,1 P/D 20K
GPIO67	BA2	MAIN	BOARD_ID_1	GPI (Reserved, Board ID 1)	Native	P/D 20K
GPIO68	BU16	MAIN	FP_DETECT (Palm Beach MT/DT Only)	GPI (Low: PWR cable detected, High: No PWR cable)	TBD	10K P/U to VCC3 MAIN
GPIO69	BM18	MAIN	TACH5	Unused	TBD	Unused,10K P/U to VCC3 MAIN
GPIO70	BN17	MAIN	SERIAL_DETECT	GPI (Low: COM Port/RBMS detected, High: No COM/RBMS)	GPI	SERIAL_DETECT,10K P/U to VCC3 MAIN
GPIO71	BP15	MAIN	FP_AUD_DETECT	GPI (Low: Front Audio detected, High: No Front Audio)	GPI	FP_AUD_DETECT,10K P/U to VCC3 MAIN
GPIO72	AV46	RESUME	USB_PWR_CRL1	GPO (S0/S3 High, S5 Low) If board ID is 11 S3 High to turn on USB 5V, S5 Low to turn off USB 5V GPO (S0/S3 Low, S5 High) If board ID is 00 S0 Low to turn on USB 5V, S5 High to turn off USB 5V	GPO	USB_PWR_CRL1,10K P/U to SB3V
GPIO74	BR46	RESUME	SML1ALERT_PCH	NATIVE (Unused)	Native	SML1ALERT_PCH,10K P/U to SB3V
GPIO75	BR46	RESUME	SMLIDATA_PCH	NATIVE (Unused)	Native	SMLIDATA_PCH,10K P/U to SB3V

SCH5514E

GPIO#	Mux Function	GPIO Function	BIOS Post Value	BIOS Default value	BIOS output type	Pull up/down
GP8051_1	DDC_DATA_2P5V	DIAG_LED1	GPO	Unused, follow original function	GPIO	Open Drain Pull up to VCC3 on I/O Modul
GP8051_2	DDC_CLK_5V	DIAG_LED2	GPO	Unused, follow original function	GPIO	Open Drain Pull up to VCC3 on I/O Modul
GP8051_3	DDC_DATA_5V	DIAG_LED3	GPO	Unused, follow original function	GPIO	Open Drain Pull up to VCC3 on I/O Modul
GP8051_4	DDC_CLK_2P5V	DIAG_LED4	GPO	Unused, follow original function	GPIO	Open Drain Pull up to VCC3 on I/O Modul
GP8051_5	PWRBT1W	Unused	Native	follow original function	Native	Push Pull PCH Internal PWR to V_3P3V
GP8051_6	R12W	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP8051_7	CTS2W	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP8051_8	DSR2W	SMLIDATA_PCH_SIO	GPO (H)	Unused, set as "GPO" to prevent floating	GPIO	Push Pull
GP8051_9	DCD2W	SMLCLK_PCH_SIO	GPO (H)	Unused, set as "GPO" to prevent floating	GPIO	Push Pull
3P8051_10	DCD1W	Unused	Native	follow original function	Native	Input Pull up to VCC3
3P8051_11	DSR1W	Unused	Native	follow original function	Native	Input Pull up to VCC3
3P8051_12	RXD1	Unused	Native	follow original function	Native	Input Pull up to VCC3
3P8051_14	RXD1	Unused	Native	follow original function	Native	Push Pull Pull up to VCC3
3P8051_16	T1S1W	Unused	Native	follow original function	Native	Input
3P8051_16	DDR1W	Unused	Native	follow original function	Native	Push Pull Pull up to VCC3
3P8051_17	R11W	Unused	Native	follow original function	Native	Input Pull up to VCC3
GP10	SLP_S3W	Unused	Native	follow original function	Native	Push Pull
GP11	SLP_S5W	Unused	Native	follow original function	Native	Push Pull
GP14	HD_LEDW	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP21	P16IO31W	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP22	P12/MRT1W/SCSW	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP23	LATCHED_BF_CUT	Unused	Native	follow original function	Native	Push Pull
GP25	SCLK	Unused	Native	follow original function	Native	Open Drain Pull up to VCC3
GP26	SCLK_1	Unused	Native	follow original function	Native	Open Drain Pull up to SB3V
GP31	SECONDARY_HDW	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP33	PRIMARY_HDW	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP35	SDATLEDI	Unused	Native	follow original function	Native	Open Drain Pull up to VCC3
GP36	KBORSTW	Unused	Native	follow original function	Native	Open Drain Pull up to VCC3
GP37	A20GATE	Unused	Native	follow original function	Native	Open Drain Pull up to VCC3
GP40	DRIVEN0	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP41	IO_PMEW	Unused	Native	follow original function	GPIO	Open Drain Pull up to SB3V
GP42	SDAT_1YD_SMIW	Unused	Native	follow original function	Native	Open Drain Pull up to SB3V
GP52	RYD2	SLOT0CC_N	NATIVE	reserve, follow original function	GPIO	Push Pull
GP53	TXD2	COPEN_N	NATIVE	reserve, follow original function	GPIO	Push Pull
GP55	RTS2W/DORC	CPURST_IN	NATIVE	reserve, follow original function	GPIO	Push Pull
GP57	DDR2W	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP60	YELLOW	Unused	Native	follow Power LED behavior function S0/S1: High S3: Low S4/S5: High boot failure (No Post): Low boot failure (Post) Blinking	Native	Open Drain Pull up to SB3V
GP61	GREEN	Unused	Native	follow Power LED behavior function S0/S1: Low S3: High S4/S5: High boot failure (No Post): High boot failure (Post): High	Native	Open Drain Pull up to SB3V
GP75	DE_RSTDRWVW	IO_SMI_N	GPO (IO_SMI)	set as "GPO" for SMI function	Native	Open Drain Pull up to SB3V
GP76	PCI_RST_3YSW	Unused	Native	follow original function	Native	Push Pull
GP77	PCI_RST_SL0T5W	Unused	Native	follow original function	Native	Push Pull
GP80	PS_ONW	Unused	Native	follow original function	Native	Open Drain Pull up to V_3P3V_A
GP81	BACKFEED_CUTW	Unused	Native	follow original function	Native	Open Drain Pull up to SB3V
GP82	None	Unused	GPO (H)	set as "GPO" to prevent floating	GPIO	Push Pull
GP83	PWR_G00D_3V	Unused	Native	follow original function	Native	Push Pull
GP84	RSMR5TW	Unused	Native	follow original function	Native	Push Pull

<Variant Name>



Wistron Incorporated
21F, 88, Hei Tai Wu Rd
Hsiching, Taipei

Title

Size

C

Document Number
Pss_Mission Hills

New

SA

Date:

Sunday, March 20, 2011

Sheet

8

of


51

PCH Buffer CLOCK

22 CK_96M_DREF_DP
22 CK_96M_DREF_DN
21 CK_SATA_PCH_DP
21 CK_SATA_PCH_DN
22 100M_DM_PCH_DP
22 100M_DM_PCH_DN

14M CLOCK

20 CK_14M_PCH



Terminate PCH CLK Inputs

Remove CLK GEN
Use PCH Internal CLK

<Variant Name>

wistron

Wistron Incorporated
21F, 88, Heish Tai Wu Rd
Hsichih, Taipei

Title

Size

C

Document Number
Pesa_Mission Hills

Date: Sunday, March 20, 2011

Rev

SA

Sheet 9 of 51

FDI

20 DL_FSYNC_0
20 DL_LSYNC_0
20 DL_FSYNC_1
20 DL_LSYNC_1
20 FDI_TX_DP[0..7]
20 FDI_TX_DN[0..7]

PCIEX16

26 EXP_A_TX_DP[0..15]
26 EXP_A_TX_DN[0..15]
26 EXP_A_RX_DP[0..15]
26 EXP_A_RX_DN[0..15]

DMI

22 DMI_IT_MR_DP[0..3]
22 DMI_IT_MR_DN[0..3]
22 DMI_MT_IR_DP[0..3]
22 DMI_MT_IR_DN[0..3]

U27C

3 OF 11

EXP A RX DP0 B11
EXP A RX DN0 B12
EXP A RX DP1 D12
EXP A RX DN1 D11
EXP A RX DP2 C10
EXP A RX DN2 C9
EXP A RX DP3 E10
EXP A RX DN3 E9
EXP A RX DP4 B8
EXP A RX DN4 B7
EXP A RX DP5 C6
EXP A RX DN5 C5
EXP A RX DP6 A5
EXP A RX DN6 A6
EXP A RX DP7 E2
EXP A RX DN7 E1
EXP A RX DP8 F4
EXP A RX DN8 F3
EXP A RX DP9 G2
EXP A RX DN9 G1
EXP A RX DP10 H3
EXP A RX DN10 H4
EXP A RX DP11 J1
EXP A RX DN11 J2
EXP A RX DP12 K3
EXP A RX DN12 K4
EXP A RX DP13 L1
EXP A RX DN13 L2
EXP A RX DP14 M3
EXP A RX DN14 M4
EXP A RX DP15 N1
EXP A RX DN15 N2

DMI IT MR DP0 W5
DMI IT MR DN0 W4
DMI IT MR DP1 V3
DMI IT MR DN1 V4
DMI IT MR DP2 Y3
DMI IT MR DN2 Y4
DMI IT MR DP3 AA4
DMI IT MR DN3 AA5

P3
P4
R2
R1
T4
T3
U2
U1

PE_RX_0
PE_RX#_0
PE_RX_1
PE_RX#_1
PE_RX_2
PE_RX#_2
PE_RX_3
PE_RX#_3

PEG_ICOMPO
PEG_RCOMPO
PEG_COMPI

SAN-1U2NF
(62.10055.441)

PEG_TX_0
PEG_TX#_0
PEG_TX_1
PEG_TX#_1
PEG_TX_2
PEG_TX#_2
PEG_TX_3
PEG_TX#_3
PEG_TX_4
PEG_TX#_4
PEG_TX_5
PEG_TX#_5
PEG_TX_6
PEG_TX#_6
PEG_TX_7
PEG_TX#_7
PEG_TX_8
PEG_TX#_8
PEG_TX_9
PEG_TX#_9
PEG_TX_10
PEG_TX#_10
PEG_TX_11
PEG_TX#_11
PEG_TX_12
PEG_TX#_12
PEG_TX_13
PEG_TX#_13
PEG_TX_14
PEG_TX#_14
PEG_TX_15
PEG_TX#_15


DMI TX_0
DMI TX#_0
DMI TX_1
DMI TX#_1
DMI TX_2
DMI TX#_2
DMI TX_3
DMI TX#_3

P8
P7
T7
T8
R6
R5
U5
U6

GP

V_CPU_VCCIO
R475
24D9R2F-L-GP

Sandy Bridge Socket



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Size
B

Document Number
Rosa_Mission Hills

Rev
SA

Date: Sunday, March 20, 2011

Sheet 11 of 51






```













15 M_DATA_A[0..63]
17 M_DATA_B[0..63]

15 M_DQS_A_DP[0..8]
15 M_DQS_A_DN[0..8]

17 M_DQS_B_DP[0..8]
17 M_DQS_B_DN[0..8]

```

15 M_MAA_A[0..15]  
17 M_MAA_B[0..15]  

15 M_WE_A_N  
15 M_CAS_A_N  
15 M_RAS_A_N  
15 M_SBS_A0  
15 M_SBS_A1  
15 M_SBS_A2  

15 M_SCS_A_N0
15 M_SCS_A_N1
15 M_SCKE_A0
15 M_SCKE_A1
15 M_ODT_A0
15 M_ODT_A1

15 CK_M_DDR0_A_DP << <<
15 CK_M_DDR0_A_DN << <<
15 CK_M_DDR1_A_DP << <<
15 CK_M_DDR1_A_DN << <<

17 CK_M_DDR0_B_DP << <<
17 CK_M_DDR0_B_DN << <<

15,17 DDR3_DRAMRST_N <<—

U27A		1 OF 11	
M MAA A0	A1V27	SA MA_0	SA DO_0
M MAA A1	A1V24	SA MA_1	SA DO_1
M MAA A2	A1V24	SA MA_2	SA DO_2
M MAA A3	A1V23	SA MA_3	SA DO_3
M MAA A4	A1V23	SA MA_4	SA DO_4
M MAA A5	A1V24	SA MA_5	SA DO_5
M MAA A6	A1V23	SA MA_6	SA DO_6
M MAA A6	A1V22	SA MA_7	SA DO_7
M MAA A8	A1V22	SA MA_8	SA DO_8
M MAA A9	A1V22	SA MA_9	SA DO_9
M MAA A10	A1V28	SA MA_10	SA DO_10
M MAA A11	A1V21	SA MA_11	SA DO_11
M MAA A12	A1V21	SA MA_12	SA DO_12
M MAA A13	A1V32	SA MA_13	SA DO_13
M MAA A14	A1V30	SA MA_14	SA DO_14
M MAA A15	A1V30	SA MA_15	SA DO_15
M MAA A15	A1V20	SA MA_15	SA DO_15
M WE A N	A1V29	SA WE#	SA DO_16
M GAS A N	A1V29	SA_GAS#	SA DO_17
M RAS A N	A1V28	SA_RAS#	SA DO_18
M SBS A0	A1V29	SA BS_0	SA DO_19
M SBS A1	A1V29	SA BS_1	SA DO_20
M SBS A2	A1V20	SA BS_2	SA DO_21
M SCS A N	A1V29	SA CS#_0	SA DO_22
M SCS A N	A1V30	SA CS#_1	SA DO_23
M SCS A N	A1V30	SA CS#_2	SA DO_24
M SCS A N	A1V30	SA CS#_3	SA DO_25
M SCS A N	A1V30	SA CS#_4	SA DO_26
M SCS A N	A1V30	SA CS#_5	SA DO_27
M SCS A N	A1V30	SA CS#_6	SA DO_28
M SCS A N	A1V30	SA CS#_7	SA DO_29
M SCS A N	A1V30	SA CS#_8	SA DO_30
M SCS A N	A1V30	SA CS#_9	SA DO_31
M SCS A N	A1V30	SA CS#_10	SA DO_32
M SCS A N	A1V30	SA CS#_11	SA DO_33
M SCS A N	A1V30	SA CS#_12	SA DO_34
M SCS A N	A1V30	SA CS#_13	SA DO_35
M SCS A N	A1V30	SA CS#_14	SA DO_36
M SCS A N	A1V30	SA CS#_15	SA DO_37
M SCS A N	A1V30	SA CS#_16	SA DO_38
M SCS A N	A1V30	SA CS#_17	SA DO_39
M SCS A N	A1V30	SA CS#_18	SA DO_40
M SCS A N	A1V30	SA CS#_19	SA DO_41
M SCS A N	A1V30	SA CS#_20	SA DO_42
M SCS A N	A1V30	SA CS#_21	SA DO_43
M SCS A N	A1V30	SA CS#_22	SA DO_44
M SCS A N	A1V30	SA CS#_23	SA DO_45
M SCS A N	A1V30	SA CS#_24	SA DO_46
M SCS A N	A1V30	SA CS#_25	SA DO_47
M SCS A N	A1V30	SA CS#_26	SA DO_48
M SCS A N	A1V30	SA CS#_27	SA DO_49
M SCS A N	A1V30	SA CS#_28	SA DO_50
M SCS A N	A1V30	SA CS#_29	SA DO_51
M SCS A N	A1V30	SA CS#_30	SA DO_52
M SCS A N	A1V30	SA CS#_31	SA DO_53
M SCS A N	A1V30	SA CS#_32	SA DO_54
M SCS A N	A1V30	SA CS#_33	SA DO_55
M SCS A N	A1V30	SA CS#_34	SA DO_56
M SCS A N	A1V30	SA CS#_35	SA DO_57
M SCS A N	A1V30	SA CS#_36	SA DO_58
M SCS A N	A1V30	SA CS#_37	SA DO_59
M SCS A N	A1V30	SA CS#_38	SA DO_60
M SCS A N	A1V30	SA CS#_39	SA DO_61
M SCS A N	A1V30	SA CS#_40	SA DO_62
M SCS A N	A1V30	SA CS#_41	SA DO_63
M SCS A N	A1V30	SA CS#_42	SA DO_64
M SCS A N	A1V30	SA CS#_43	SA DO_65
M SCS A N	A1V30	SA CS#_44	SA DO_66
M SCS A N	A1V30	SA CS#_45	SA DO_67
M SCS A N	A1V30	SA CS#_46	SA DO_68
M SCS A N	A1V30	SA CS#_47	SA DO_69
M SCS A N	A1V30	SA CS#_48	SA DO_70
M SCS A N	A1V30	SA CS#_49	SA DO_71
M SCS A N	A1V30	SA CS#_50	SA DO_72
M SCS A N	A1V30	SA CS#_51	SA DO_73
M SCS A N	A1V30	SA CS#_52	SA DO_74
M SCS A N	A1V30	SA CS#_53	SA DO_75
M SCS A N	A1V30	SA CS#_54	SA DO_76
M SCS A N	A1V30	SA CS#_55	SA DO_77
M SCS A N	A1V30	SA CS#_56	SA DO_78
M SCS A N	A1V30	SA CS#_57	SA DO_79
M SCS A N	A1V30	SA CS#_58	SA DO_80

SAN-1U2NF
(62,10055,441)

24	127B		2 OF 11
24	SB_MA_0	SB_D0_0	A0G7 M_DATA B0
25	SB_MA_1	SB_D0_1	A0G8 M_DATA B1
26	SB_MA_2	SB_D0_2	A0G9 M_DATA B2
18	SB_MA_3	SB_D0_3	A0B M_DATA B3
19	SB_MA_4	SB_D0_4	A0G5 M_DATA B4
18	SB_MA_5	SB_D0_5	AG6 M_DATA B5
18	SB_MA_6	SB_D0_6	A0B M_DATA B6
17	SB_MA_7	SB_D0_7	A0Z M_DATA B7
18	SB_MA_8	SB_D0_8	A0Z M_DATA B8
17	SB_MA_9	SB_D0_9	AM0 M_DATA B9
23	SB_MA_10	SB_D0_10	AM10 M_DATA B10
24	SB_MA_11	SB_D0_11	AL10 M_DATA B11
25	SB_MA_12	SB_D0_12	AL6 M_DATA B12
26	SB_MA_13	SB_D0_13	AM6 M_DATA B13
24	SB_MA_14	SB_D0_14	AM12 M_DATA B14
25	SB_MA_15	SB_D0_15	AM9 M_DATA B15
25	SB_WE#	SB_D0_16	AP7 M_DATA B16
25	SB_CAS#	SB_D0_17	AP7 M_DATA B17
24	SB_RAS#	SB_D0_18	AP10 M_DATA B18
24	SB_B0_0	SB_D0_19	AP10 M_DATA B19
24	SB_B0_1	SB_D0_20	AP5 M_DATA B20
17	SB_B0_2	SB_D0_21	AP4 M_DATA B21
25	SB_CS#_0	SB_D0_22	AP9 M_DATA B22
25	SB_CS#_1	SB_D0_23	AP9 M_DATA B23
25	SB_CS#_2	SB_D0_24	AM12 M_DATA B24
25	SB_CS#_3	SB_D0_25	AM13 M_DATA B25
25		SB_D0_26	AR13 M_DATA B26
25		SB_D0_27	AP13 M_DATA B27
25		SB_D0_28	AL12 M_DATA B28
25		SB_D0_29	AL10 M_DATA B29
16	SB_CKE_0	SB_D0_30	AR12 M_DATA B30
15	SB_CKE_1	SB_D0_31	AP12 M_DATA B31
15	SB_CKE_2	SB_D0_32	AR28 M_DATA B32
15	SB_CKE_3	SB_D0_33	AR29 M_DATA B33
26	SB_ODT_0	SB_D0_34	AL28 M_DATA B34
26	SB_ODT_1	SB_D0_35	AL29 M_DATA B35
26	SB_ODT_2	SB_D0_36	AP28 M_DATA B36
26	SB_ODT_3	SB_D0_37	AP29 M_DATA B37
21	SB_CK_0	SB_D0_38	AM28 M_DATA B38
21	SB_CK#_0	SB_D0_39	AM29 M_DATA B39
21	SB_CK#_1	SB_D0_40	AP22 M_DATA B40
21	SB_CK#_2	SB_D0_41	AP31 M_DATA B41
21	SB_CK#_3	SB_D0_42	AP35 M_DATA B42
21	SB_CK#_4	SB_D0_43	AP34 M_DATA B43
21	SB_CK#_5	SB_D0_44	AR32 M_DATA B44
20	SB_CK#_6	SB_D0_45	AR31 M_DATA B45
20	SB_CK#_7	SB_D0_46	AR35 M_DATA B46
20	SB_CK#_8	SB_D0_47	AR34 M_DATA B47
20	SB_CK#_9	SB_D0_48	AM22 M_DATA B48
20	SB_CK#_10	SB_D0_49	AM31 M_DATA B49
20	SB_CK#_11	SB_D0_50	AL35 M_DATA B50
20	SB_CK#_12	SB_D0_51	AL32 M_DATA B51
20	SB_CK#_13	SB_D0_52	AM34 M_DATA B52
20	SB_CK#_14	SB_D0_53	AL31 M_DATA B53
20	SB_CK#_15	SB_D0_54	AM35 M_DATA B54
20	SB_CK#_16	SB_D0_55	AL34 M_DATA B55
20	SB_CK#_17	SB_D0_56	AP36 M_DATA B56
20	SB_CK#_18	SB_D0_57	AR34 M_DATA B58
20	SB_CK#_19	SB_D0_58	AE35 M_DATA B59
20	SB_CK#_20	SB_D0_59	AL34 M_DATA B60
20	SB_CK#_21	SB_D0_60	AE33 M_DATA B62
20	SB_CK#_22	SB_D0_61	AE36 M_DATA B63
20	SB_CK#_23	SB_D0_62	AE36 M_DATA B63
20	SB_CK#_24	SB_D0_63	
16	SB_DQS_8	SB_DQS_0	AH7 M_DQS B DP0
15	SB_DQS_9	SB_DQS_1	AR8 M_DQS B DP1
16	SB_ECC_CB_0	SB_DQS_2	AR8 M_DQS B DP1
16	SB_ECC_CB_1	SB_DQS_3	AN13 M_DQS B DP2
16	SB_ECC_CB_2	SB_DQS_4	AN29 M_DQS B DP4
16	SB_ECC_CB_3	SB_DQS_5	AP23 M_DQS B DP5
15	SB_ECC_CB_4	SB_DQS_6	AL33 M_DQS B DP6
15	SB_ECC_CB_5	SB_DQS_7	AG35 M_DQS B DP7
15	SB_ECC_CB_6	SB_DQS_8	
15	SB_ECC_CB_7	SB_DQS_9	AH6 M_DQS B DND
		SB_DQS#_1	AL8 M_DQS B DND
		SB_DQS#_2	AN12 M_DQS B DND
		SB_DQS#_3	AN14 M_DQS B DND
		SB_DQS#_4	AR33 M_DQS B DND
		SB_DQS#_5	AM33 M_DQS B DND
		SB_DQS#_6	AN34 M_DQS B DND

SAN-1U2NF
(62.10055.44)



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title





Size
C

Document Number
Rosa_Mission Hills

Rev	SA
-----	----


Date: Sunday, March 20, 2011 Sheet 12 of 51

17 DIMM DQ CPU_VREF_B
15 DIMM DQ CPU_VREF_A






Net	CAP	AMOUNT
Vcore	22uf 0805	14+4
VCCIO	22uf 0805	9+16 (R)
V_AXG	22uf 0805	4+2 (R)
VCCSA	10uf 0805	2+0
VDDQ	22uf 0805	9
VCCPLL	10uf 0805	1


Place in the CPU Cavity Area





Place on back side














Trace: 12/12 mils
 (22.1034.S21)
 Black Color
 Pin Height is 2.7mm


CHANNEL B DIMM1
 SMB ADDRESS: 010
 SPD R/W: 0'A5, 0'A4


DIMM VREF DQ B (To DIMM/CPU)



DIMM VREF CA B (To DIMM)







Board ID	Mission Hills (200, 300, 501, 501.5)	Mission Hills (402, 400)
GP000/BOARD_ID_0	1	0
GP006/BOARD_ID_1	1	0

Board ID	Sawgrass (300, 500, 501, 501.5)	Sawgrass (402, 400)
GP000/BOARD_ID_0	1	0
GP006/BOARD_ID_1	1	0

Board ID	Palm Beach MT/OT (300, 300, 501, 501.5)	Palm Beach MT/OT (402, 400)
GP000/BOARD_ID_0	1	0
GP006/BOARD_ID_1	1	0

Board ID	Palm Beach SFF (300, 501, 501.5)	Palm Beach SFF (402, 400)
GP000/BOARD_ID_0	1	0
GP006/BOARD_ID_1	1	0

CPU CLOCK

14 CK_100M_CPU_XDP_DN
14 CK_100M_CPU_XDP_DP

PCI CLOCK

36 CK_P_33M_SIO
32 CK_PCH_33M_FB
14 CK_P_33M_LPC980

PCIE CLOCK

26 CK_PE_100M_16PORT_DP
26 CK_PE_100M_16PORT_DN
10 CK_PE_100M_MCP_DN
10 CK_PE_100M_MCP_DP

14 CK_XDP3_PCH_100M_DP
14 CK_XDP3_PCH_100M_DN

41 CK_PCE_1PCIE1_DN
41 CK_PCE_1PCIE1_DP

41 CK_PCE_2PCIE1_DN
41 CK_PCE_2PCIE1_DP

41 CK_PCE_3PCIE1_DN
41 CK_PCE_3PCIE1_DP

32 CK_GLAN_DP
32 CK_GLAN_DN

14M CLOCK

9 CK_14M_PCH
36 CK_14M_SIO2


19 BOARD_ID_1

FDI


11 FDI_TX_DN(0.7)
11 FDI_TX_DP(0.7)
11 DL_FSYN0_0
11 DL_FSYN0_1
11 DL_FSYN1_0
11 DL_FSYN1_1
11 FDI_INT




NVRAM

23 NVR_CLE



DUAL CHANNEL NAND INTERFACE





PCI

20 CK_PCH_33M_FB

23 P_GNT_N0

23 P_GNT_N1

23 P_GNT_N2











23 P_GNT_N3

DMI

11 DMI_MT_IR_DN[0..3]
11 DMI_MT_IR_DP[0..3]
11 DMI_IT_MR_DN[0..3]
11 DMI_IT_MR_DP[0..3]

9 100M_DMI_PCH_DN
9 100M_DMI_PCH_DP

PCIE

32	HSI_LAN_DP1	
32	HSO_C_LAN_DN1	
	HSO_C_LAN_DP1	
41	HSI_DN2	
41	HSI_DP2	
41	HSO_C_DN2	
41	HSO_C_DP2	
		
41	HSI_DN3	
41	HSI_DP3	
41	HSO_C_DN3	
41	HSO_C_DP3	
		
41	HSI_DN4	
41	HSI_DP4	
41	HSO_C_DN4	
41	HSO_C_DP4	

USB

30	USB_PCH_DN0	↔
30	USB_PCH_DP0	↔
30	USB_PCH_DN1	↔
30	USB_PCH_DP1	↔
30	USB_PCH_DN2	↔
30	USB_PCH_DP2	↔
30	USB_PCH_DN3	↔
30	USB_PCH_DP3	↔
31	USB_PCH_DN4	↔
31	USB_PCH_DP4	↔
31	USB_PCH_DN5	↔
31	USB_PCH_DP5	↔
31	USB_PCH_DN6	↔
31	USB_PCH_DP6	↔
31	USB_PCH_DN9	↔
31	USB_PCH_DP9	↔
31	USB_PCH_DN10	↔
31	USB_PCH_DP10	↔
31	USB_PCH_DN11	↔
31	USB_PCH_DP11	↔

30 USB_OC_01*
30 USB_OC_23*
31 USB_OC_1011*
31 USB_OC_89*
31 USB_OC_45*

```
┌  $\overline{\text{VGA}}$   $\overline{\text{CLK}}$ 
```

```
9 CK_96M_DREF_DN
9 CK_96M_DREF_DP
```

OTHERS

14 USB_OC0_R_N
14 USB_OC1_R_N
14 USB_OC2_R_N
14 USB_OC3_R_N
14 USB_OC4_R_N
14 USB_OC5_R_N
14 USB_OC6_R_N

PCI

TPAD204 TP31 1 **TP BHE** **B#B** **DE/SEL#** **B#B** **BE1#**
OK PCH SAM F#B **B015** **CLKN** **PCLOOBACK** **A01** **A02** **B1#**
P#RDY# **B#11** **RDY#** **A03** **B17#**
P#RDY# **B#11** **RDY#** **A04** **B11#**
P#SER# **B#12** **SER#** **A05** **B12#**
P#STOP **B#12C** **STOP#** **A07** **B12#**
P#LOCK **B#12** **LOCK#** **A08** **B12#**
P#TRDY **B#8** **TRDY#** **A09** **B8#**
P#ERR# **B#11** **ERR#** **A10** **B10#**
P#FRAME **B#11** **FRAME#** **A11** **B11#**
P#INT# **B#15** **INT#0** **A12** **B15#**
P#INT# **B#15** **INT#1** **A13** **B15#**
P#INT# **B#2** **INT#2** **A18** **B11#**
P#INT# **B#2** **INT#3** **A19** **B11#**
P#REQ **B#0** **REQ#0** **A20** **B14#**
P#REQ **B#0** **REQ#1** **A21** **B14#**
P#REQ **B#2** **REQ#2** **A22** **B14#**
P#REQ **B#2** **REQ#3** **A23** **B14#**
P#REQ **B#2** **REQ#4** **A24** **B14#**
P#INT# **BK10** **PROG#** **A25** **B14#**
P#INT# **B#6** **PROG#** **A26** **B14#**
P#INT# **B#6** **PROG#** **A27** **B14#**
P#INT# **B#6** **PROG#** **A28** **B14#**
P#INT# **B#6** **PROG#** **A29** **B14#**
P#INT# **B#6** **PROG#** **A30** **B14#**
P#INT# **B#6** **PROG#** **A31** **B14#**
P#INT# **B#6** **PROG#** **A32** **B14#**
P#INT# **B#6** **PROG#** **A33** **B14#**
P#INT# **B#6** **PROG#** **A34** **B14#**
P#INT# **B#6** **PROG#** **A35** **B14#**
P#INT# **B#6** **PROG#** **A36** **B14#**
P#INT# **B#6** **PROG#** **A37** **B14#**
P#INT# **B#6** **PROG#** **A38** **B14#**
P#INT# **B#6** **PROG#** **A39** **B14#**
P#INT# **B#6** **PROG#** **A40** **B14#**
P#INT# **B#6** **PROG#** **A41** **B14#**
P#INT# **B#6** **PROG#** **A42** **B14#**
P#INT# **B#6** **PROG#** **A43** **B14#**
P#INT# **B#6** **PROG#** **A44** **B14#**
P#INT# **B#6** **PROG#** **A45** **B14#**
P#INT# **B#6** **PROG#** **A46** **B14#**
P#INT# **B#6** **PROG#** **A47** **B14#**
P#INT# **B#6** **PROG#** **A48** **B14#**
P#INT# **B#6** **PROG#** **A49** **B14#**
P#INT# **B#6** **PROG#** **A50** **B14#**
P#INT# **B#6** **PROG#** **A51** **B14#**
P#INT# **B#6** **PROG#** **A52** **B14#**
P#INT# **B#6** **PROG#** **A53** **B14#**
P#INT# **B#6** **PROG#** **A54** **B14#**
P#INT# **B#6** **PROG#** **A55** **B14#**
P#INT# **B#6** **PROG#** **A56** **B14#**
P#INT# **B#6** **PROG#** **A57** **B14#**
P#INT# **B#6** **PROG#** **A58** **B14#**
P#INT# **B#6** **PROG#** **A59** **B14#**
P#INT# **B#6** **PROG#** **A60** **B14#**
P#INT# **B#6** **PROG#** **A61** **B14#**
P#INT# **B#6** **PROG#** **A62** **B14#**
P#INT# **B#6** **PROG#** **A63** **B14#**
P#INT# **B#6** **PROG#** **A64** **B14#**
P#INT# **B#6** **PROG#** **A65** **B14#**
P#INT# **B#6** **PROG#** **A66** **B14#**
P#INT# **B#6** **PROG#** **A67** **B14#**
P#INT# **B#6** **PROG#** **A68** **B14#**
P#INT# **B#6** **PROG#** **A69** **B14#**
P#INT# **B#6** **PROG#** **A70** **B14#**
P#INT# **B#6** **PROG#** **A71** **B14#**
P#INT# **B#6** **PROG#** **A72** **B14#**
P#INT# **B#6** **PROG#** **A73** **B14#**
P#INT# **B#6** **PROG#** **A74** **B14#**
P#INT# **B#6** **PROG#** **A75** **B14#**
P#INT# **B#6** **PROG#** **A76** **B14#**
P#INT# **B#6** **PROG#** **A77** **B14#**
P#INT# **B#6** **PROG#** **A78** **B14#**
P#INT# **B#6** **PROG#** **A79** **B14#**
P#INT# **B#6** **PROG#** **A80** **B14#**
P#INT# **B#6** **PROG#** **A81** **B14#**
P#INT# **B#6** **PROG#** **A82** **B14#**
P#INT# **B#6** **PROG#** **A83** **B14#**
P#INT# **B#6** **PROG#** **A84** **B14#**
P#INT# **B#6** **PROG#** **A85** **B14#**
P#INT# **B#6** **PROG#** **A86** **B14#**
P#INT# **B#6** **PROG#** **A87** **B14#**
P#INT# **B#6** **PROG#** **A88** **B14#**
P#INT# **B#6** **PROG#** **A89** **B14#**
P#INT# **B#6** **PROG#** **A90** **B14#**
P#INT# **B#6** **PROG#** **A91** **B14#**
P#INT# **B#6** **PROG#** **A92** **B14#**
P#INT# **B#6** **PROG#** **A93**

USB & DMI & PCIE

DMICOMP
4mil width / 8mil spacing
<500mils
V_1P05_PCH 1 R4
49D9
CLK From CK5

FOR	PCIE1	HSO C D2 HSO C D3	C219 C220	1	32	SDU1U192Kx4GP SDU1U192Kx4GP	HSO D2 HSO D3	R20 R21	PERP2 PERP2
FOR	PCIE1	HSO C D3 HSO C D3	C206 C206	1	32	SDU1U192Kx4GP SDU1U192Kx4GP <td>HSO D3 HSO D3</td> <td>A22 A22 <td>PETP2 PETP2 </td></td>	HSO D3 HSO D3	A22 A22 <td>PETP2 PETP2 </td>	PETP2 PETP2
FOR	PCIE1	HSO C D3 HSO C D3	C211 C210	1	32	SDU1U192Kx4GP SDU1U192Kx4GP <td>HSO D4 HSO D4 <td>H17 H17 <td>PERP3 PERP3 </td></td></td>	HSO D4 HSO D4 <td>H17 H17 <td>PERP3 PERP3 </td></td>	H17 H17 <td>PERP3 PERP3 </td>	PERP3 PERP3
FOR	LAN	HSO C LAN D1 HSO C LAN D1	C143 C141	1	32	SDU1U192Kx4GP SDU1U192Kx4GP <td>HSO LAN D1 HSO LAN D1</td> <td>B21 B21 <td>PETP3 PETP3 </td></td>	HSO LAN D1 HSO LAN D1	B21 B21 <td>PETP3 PETP3 </td>	PETP3 PETP3
							HSO D4 HSO D4	P17 P17	PERP4 PERP4
							HSO D4 HSO D4	E17 E17	PETP4 PETP4
							HSO LAN D1 HSO LAN D1	M15 M15	PERP5 PERP5
							HSO D1 HSO D1	B17 B17	PETP5 PETP5
							X-15 X-15		

2010/09/28
Change LAN from PCIE Port1 to PCIE Port5
due to disable PCIE Port 1 will also disable all ports

PCH-COUGARPOINT-GP-U2-NF
(749JN)

P_BERR_N	1	RNS	8
P_REQ_N1	2	RNS	7
P_REQ_N2	3	RNS	6
P_INT_N	4	RNS	5
		SRNSK2 (CP)	
P_PEER_N	1	RNS	8
P_PEER_N1	2	RNS	7
P_INT_N	3	RNS	6
P_REQ_N2	4	RNS	5
		SRNSK2 (CP)	
P_FLOCK_N	1	RNS	8
P_FLOCK_N1	2	RNS	7
P_SHD_N	3	RNS	6
P_DEVS_N	4	RNS	5
		SRNSK2 (CP)	
P_FRAME_N	1	RNS	8
P_REQ_N1	2	RNS	7
P_REQ_N2	3	RNS	6
P_INT_N	4	RNS	5
		SRNSK2 (CP)	
P_INT_N	1	RNS	8
P_INT_N1	2	RNS	7
P_INT_N2	3	RNS	6
P_INT_N	4	RNS	5
		SRNSK2 (CP)	

USBP0N	BF36	USB PCH D0
USBP0P	BF37	USB PCH D0
USBP1N	BC33	USB PCH D1
USBP1P	BA33	USB PCH D1
USBP2N	BA33	USB PCH D2
USBP2P	BF35	USB PCH D2
USBP3N	BT33	USB PCH D3
USBP3P	BL22	USB PCH D3
USBP4N	BR42	USB PCH D4
USBP4P	BF11	USB PCH D4
USBP5N	BN29	USB PCH D5
USBP5P	BM40	USB PCH D5
USBP6N	BF34	
USBP6P	BF34	
USBP7N	BF31	
USBP7P	B031	
USBP8N	B229	USB PCH D6
USBP8P	B229	USB PCH D6
USBP9N	BR26	USB PCH D6
USBP9P	BT27	USB PCH D6
USBP10N	BR25	USB PCH D7
USBP10P	BF25	USB PCH D7
USBP11N	B,1	USB PCH D7
USBP11P	B,1	USB PCH D7
USBP12N	B,1	USB PCH D7
USBP12P	B,1	USB PCH D7
USBP13N	B,2	
USBP13P	B,2	

```
FOR Front USB
FOR Front USB
FOR Internal USB
FOR Internal USB
FOR Rear USB+LAN
FOR Rear USB+LAN

FOR Rear USB
FOR Rear USB
FOR Rear USB
FOR Rear USB
```

OC[0..3] for Ports 0-7
OC[4..7] for Ports 8-13

[illegible]

<Variant Name>




Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	Fischer, Robert
-------	-----------------


Size	Document Number	Re
C	Boas, Mission Mills	

Date: Sunday, March 20, 2011 Sheet 22 of 51



SATA

21 SATAHDR_RX_DP0 <<=
 21 SATAHDR_RX_DN0 >>=
 21 SATAHDR_TX_DN0 >>=
 21 SATAHDR_TX_DP0 >>=
 21 SATAHDR_RX_DP1 <<=
 21 SATAHDR_RX_DN1 >>=
 21 SATAHDR_TX_DN1 >>=
 21 SATAHDR_TX_DP1 >>=
 21 SATAHDR_RX_DP4 <<=
 21 SATAHDR_RX_DN4 >>=
 21 SATAHDR_TX_DN4 >>=
 21 SATAHDR_TX_DP4 >>=
 21 SATAHDR_RX_DP5 <<=
 21 SATAHDR_RX_DN5 >>=
 21 SATAHDR_TX_DN5 >>=
 21 SATAHDR_TX_DP5 >>=



NOTE:
 PCH only port 0&1 support SATA 3.0

<Variant Name>

wistron

Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

Title

Size A3 Document Number Rosa_Mission Hills

Rev SA

Date: Sunday, March 20, 2011

Sheet 25 of 51

PCIEX16



11 EXP_A_RX_DN0..15
11 EXP_A_TX_DP0..15
11 EXP_A_TX_DP10..15
20 CK_PE_100M_1PORT_DP
20 CK_PE_100M_1PORT_DN
14.38 PLTRST_SL_N

OTHERS

19.32.36.41 SMB_CLK_RESUME
19.32.36.41 SMB_DATA_RESUME
19.32.41 WAKE_N

w/o Latch: 20.50352.164
with Latch: 20.50512.164, 20.50356.164

PCIEX16 CONN may need LATCH if supporting 75W GFX Card















<Variant Name>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Heichih, Taipei	
Title			
Size	Document Number	Rev	
C	Rosa_Mission Hills	SA	
Date:	Sunday, March 20, 2011	Sheet	28 of 51

DVI PORT

21 DDSP_D_TX_DP_0
21 DDSP_D_TX_DN_0
21 DDSP_D_TX_DP_1
21 DDSP_D_TX_DN_1
21 DDSP_D_TX_DP_2
21 DDSP_D_TX_DN_2
21 DDSP_D_TX_DP_3
21 DDSP_D_TX_DN_3
21 DDSP_D_TX_CLK
21 DDSP_CTRL_DATA
21 DDSP_D_HPD

PCH PORT D Place near HDMI Connector



DISPLAY PORT

RESERVED

<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

Title

Size C Document Number
Rosa_Mission Hills


Rev
SA

Date: Sunday, March 20, 2011 Sheet 20 of 51







FRONT USB

- 22 USB_PCH_DP0
- 22 USB_PCH_DN0
- 22 USB_PCH_DP1
- 22 USB_PCH_DN1
- 22 USB_OC_01*
- 21 FB_USBF1_DET
- 22 USB_PCH_DP2
- 22 USB_PCH_DN2
- 22 USB_PCH_DP3
- 22 USB_PCH_DN3
- 22 USB_OC_23*
- 21 FB_USBF2_DET
- 22,31 USB_PCH_DN10
- 22,31 USB_PCH_DP10
- 22,31 USB_PCH_DN11
- 22,31 USB_PCH_DP11


FRONT USB PORT



FRONT USB PORT



<Variant Name>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Size	Document Number	Rev	
Custom	Rosa_Mission Hills	SA	
Date:	Sunday, March 20, 2011	Sheet	30 of 51


REAR USB+LAN

22 USB_PCH_DP4
22 USB_PCH_DP4H
22 USB_PCH_DP5
22 LAN_MDIO_DP
22 LAN_MDIO_DP
22 LAN_MDIO_DP
22 LAN_MDIO_DP
22 LAN_MDIO_DP
22 LAN_MDIO_DP
22 SPEED_100_N
22 SPEED_100_N
22 LINK_ACTIVITY_N








REAR USB

22 USB_PCH_DP16
22 USB_PCH_DP16H
22 USB_PCH_DP17
22 USB_PCH_DP17H
22 USB_PCH_DP18
22 USB_PCH_DP18H
22 USB_PCH_DP19
22 USB_PCH_DP19H
22 USB_OC_89*
22 USB_OC_45*
22 USB_OC_101**








REAR USB



REAR USB



REAR USB+LAN




To connector

31 LAN_MDIO_DP
31 LAN_MDIO_DN
31 LAN_MDI_DP
31 LAN_MDI_DN
31 LAN_MDIO_DP
31 LAN_MDIO_DN
31 LAN_MDIO_DP
31 LAN_MDIO_DN
31 SPEED_100_N
31 SPEED_1000_N
31 LINK_ACTIVITY_N

OTHERS

20 CK_GLAN_DP
20 CK_GLAN_DN
22 HSI_LAN_DP1
22 HSI_LAN_DN1
22 HSD_C_LAN_DP1
22 HSD_C_LAN_DN1
19,28,35,41 SMB_CLK_RESUME
19,28,36,41 SMB_DATA_RESUME
19,46 LAN_EN
36 PLTRST_LAN_N
19,26,41 WAKE_N



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hein Tai Wu Rd
Hsichih, Taipei

Title

Size

C

Document Number

Posa_Mission Hills

Rev

SA

Date

Sunday, March 20, 2011

Sheet

32

of

51

HD_LINK

19 AUD_LINK_SDN
19 AUD_LINK_SDO
19 AUD_LINK_RST_N
19 AUD_LINK_SYNC
19 AUD_LINK_BCLK

Rear I/O

LINE-OUT
34 LOUT_R
34 LOUT_L
34 LOUT_ID

LINE-IN
34 LIN_R
34 LIN_L
34 LIN_ID

MIC-IN
34 MIC_IN_R
34 MIC_IN_L
34 MIC_ID
34 MIC1_VREF0

Front I/O

HP-OUT
34 FP_OUT_L
34 FP_OUT_R
34 LINE2_ID


MIC-IN
34 FP_MIC2_R
34 FP_MIC2_L
34 MIC2_ID
34 MIC2_VREF0

Internal Speaker


34 SPK_D-
34 SPK_D+

Others

34 AUD_FRONT_SENSE
19 EXT_MUTE#
19 SPK_MUTE#



Rear I/O



Front I/O




SPEAKER




Others




LINE-IN
(Re-task for Surround)




LINE-OUT




MIC-IN
(Re-task for C/LFE)




NOTE: MIC GROUND ROUT BACK TO CODEC
ALONG WITH MIC_TRACE
THE MIC_PNO TO AGND NEAR CODEC




Line in (Surround)
Line Out
Mic (C/LFE)



Internal Speaker




ESD







Vendor Suggestion
(More effective than AGND)


Remove Mute Circuit



10 SUS_PWD_ACK <>
 10 SUS_WAKE >>
 10 SLP_SWS >>
 40 SLP_SWS_FET <>
 40 SUS_WAKE_SIGNAL <>
 1410 PUL_DPMODE <>
 1410 SENSDET_N >>
 50 S_POWERST_N >>



FAN	14 FAN_PAN_TACH_S0
CLOCK	15 CLK_14M_S0
LPC	16 LPC_PAN_TACH_S0
COM	17 COM_PAN_TACH_S0
SMBUS	18 SMBUS_PAN_TACH_S0
OTHERS	19 OTHERS_PAN_TACH_S0
Power Manager	20 PM_PAN_TACH_S0
PECI	21 Peci_Pan_Tach_S0
GPIO	22 GPIO_Pan_Tach_S0
KBMS	23 KBMS_Pan_Tach_S0
LED	24 LED_Pan_Tach_S0



36 KBDATA
36 KBCLK
36 MSDATA
36 MSCLK

```

38      KBDATA_FB<<>>
38      KBCLOCK_FB<<>>
38      MSDATA_FB<<>>
38      MSCLOCK_FB<<>>
38      KEYBRD_PWR2<<—

```



Rev	
SA	

Sheet 37 of 51


COM Port

36 SP1_RTS_N <<<
 36 SP1_DTR_N <<<
 36 SP1_DSR_N <<<
 36 SP1_RXD_N <<<
 36 SP1_TXD_N <<<
 36 SP1_CTS_N <<<
 36 SP1_RL_N <<<

21 SERIAL_DETECT <<<

KB/MS

37 KBCLK_FB <<<
 37 KBCLK_FB <<<
 37 MSCLK_FB <<<
 37 MSCLK_FB <<<
 37 KEYBRD_PWR2 >>>



2010/12/20
 Add cap for power noise

<Variant Name>

wistron

Wistron Incorporated
 21F, 88, Hein Tai Wu Rd
 Hsichih, Taipei

Title

Size
C

Document Number
Pesa_Mission Hills


Rev
SA

Date: Sunday, March 20, 2011


Sheet 38 of 51

SIO FAN CONTROL


- 36 CPU_FAN_CTRL_SIO
- 36 CPU_FAN_TACH_SIO
- 36 SYS_FAN_CTRL_SIO
- 36 SYS_FAN_TACH_SIO
- 36 SYS_FAN2_CTRL_SIO
- 36 SYS_FAN2_TACH_SIO



SYS 3 PINS/4 PINS FAN CONTROL





2nd SYS 3 PINS/4 PINS FAN CONTROL



PCB MOUNTING HOLES

Remove CPU Heatsink Screw Holes



Variant Name:

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Haichih, Taipei

File

Size Document Number
Customer/Pos_Mission Hubs

Rev
SA

Date: Sunday, March 20, 2011 Sheet 39 of 51

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

RESERVED

<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Size
B

Document Number
Rosa_Mission Hills


Rev
SA

Date: Sunday, March 20, 2011

Sheet 40 of 51

RESERVED

<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Size B	Document Number Rosa_Mission Hills	Rev SA
-----------	---------------------------------------	-----------

Date: Sunday, March 20, 2011	Sheet 40 of 51
------------------------------	----------------

ONFI

PCIEX1




PCIEX1

PCIEX1



Others

35 PLTRST_SL_X1_N
19,26,32,36 SMB_CLK_RESUME
19,26,32,36 SMB_DATA_RESUME
19,26,32 WAKE_N



PCIEX1 CONN



PCIEX1 CONN



PCIEX1 CONN



<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hei Tai Wu Rd
Hsichih, Taipei

Title

Size

Document Number

Pass_Mission Hills

Date:

Sunday, March 20, 2011

Sheet

41

of

51

Rev

SA

RESERVED

RESERVED

<Variant Name>

wistron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title

Size
B

Document Number
Rosa_Mission Hills

Rev
SA

Date: Sunday, March 20, 2011

Sheet 43 of 51

RESERVED

36 PS_ON_N >>
19,36,46,48 SLP_S3_N >>

21 PCH_SATA_LED_N >>
36,46 PSPWRGD <<
14,19 FP_RST_N <<
19,36 PWRBTN_N <<


19 H_SLOTOCC_N >>
21 CHASSIS_ID_0 <<
21 CHASSIS_ID_0 <<
21 CHASSIS_ID_1 <<
21 MTST_ID <<
21 FP_DETECT <<

36 PWR_LED_G >>
36 PWR_LED_Y >>


36 PWR_LED_CNTL >>
36 SUS_LED_CNTL >>

36 DIAG_LED1 >>
36 DIAG_LED2 >>
36 DIAG_LED3 >>
36 DIAG_LED4 >>


ATX CONNECTOR




HDD LED




POWER BUTTON



FRONT PANEL HEADER



Amber LED




Green LED


BIOS: Open-Drain
Default High, Output

BIOS: Open-Drain
Default High, Output

2010/10/21
delete D29 diode



2010/10/28
Add PWRSW1 for Palm Beach



<Variant Name>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
Size Custom	Document Number Rose_Mission Hills	Rev SA	
Date: Sunday, March 20, 2011		Sheet 45 of 51	

V_3P3_PCIVAX DUAL

Defensive Design

Use the circuits, if unused SIO to control

36 LATCHED_SF_CUT_SIO

56 BACKFEED_OUT_N_SIO

10.19 H_DRAMPWRD

35 SUS_WARM_SVUAL

16 USB_PWR_CTRL

10.10 LAN_SIO

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N


10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N

10.36.40 SLP_S4_N



For Fine tune LAN SIOV rising time

V_3P3_LAN/EPW DUAL

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21


2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21



For Fine tune LAN SIOV rising time

5V_DUAL DIMM CONTROL

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21


2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21



DIMM 5V_DUAL

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21


2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21



5V_DUAL USB CONTROL

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21

2011/12/21


2011/12/21

2011/12/21

2011/12/21





2011/12/21

2011/12/21




Variant Name

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichin, Taipei
Title		
Size	Document Number	
Custom	Pcase_Mission Hills	
Date	Sunday, March 26, 2012 12:45 PM	



Remove V_1P05_ME Circuit


Remove ME Defensive Circuit



CPU VTT POWER


Ipeak = (8.5uA*Rocset)/(DCR*K)

Rocset=6.49K,DCR=1.6mohm,K=1.3,Ipeak=26.5A



CPU SA POWER

VCCSA_VDD	V_SA
0	0.925V
1	0.85V




```

49 H_VTTPWRGD >>>
10 VCC_SENSE >>>
10 VSS_SENSE >>>

10 H_VIDSOUT_VR
10 H_VIDSCCK_VR
10 H_VIDALERT_N_VR

51 PW1M1 CSN1
51 CSF1

51 PW1M2 CSN2
51 CSF2



51 PW1M3 CSN3
51 CSF3

14,19 VR_READY <<<




```

```
10 VCCAQD_SENSE
10 VSSAQD_SENSE
```

10.35 H_PROCHOT_N <<




BOOT VOLTAGE	
Resistor value	Boot Voltage
10K	0V
25K	0.85V
45K	0.9V
70K	0.95V
95K	1V
124K	1.1V
165K	1.5V



CPU Vcore POWER

50 DRVON >>
50 CPM1 >>
50 CPM2 >>
50 CPM3 >>
50 CPM4 >>
50 CPM5 >>
50 CPM6 >>
50 CPM7 >>
50 CPM8 >>
50 CPM9 >>
50 CPM10 >>

VCC_CORE



-Variant Name-

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Heilsh, Taipei	
File	Document Number	Rev	
Custom	P00A_M0000 H00	SA	
Date	2011/03/20	Sheet	51 of 52